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Abstractt The sources of noise in an array consist of inductive and 
capacitive coupling between driving lines and sensing wind-
ing, the outputs of half-selected cores and the differences 
in magnetic properties of the cores. The margins on driving 
currents are determined by these factors. The lower current 
limit is dependent mainly on the amplitude of disturbed-ONE 
and the upper limit by the amplitude of disturbed-ZERO and the 
half-selected outputs. Experimental results check the validity 
of a derived equation for determining current margins. 
A. Noise sources 
Difficulty has recently been experienced with discrimination 
of signal from noise in the Metallic Array Model I. Some noise signals 
have been large enough to cut ONES down to the size of noisy ZEROS when 
the constellation of stored information yielded noises of certain po-
larities and magnitudes. 
There are four sources of noise. Two of these are due to 
capacitive ard inductive coupling between the driving lines and the 
sensing winding. These sources of noise would be present in the absence 
of cores in the array. The third type of noise originates from the 
cores themselves and is due to the half-amplitude current pulses flowing 
* Widrowitz> B., "16 x 16 Metallic Memory Array Model I", R-216, 
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through the cores on the selected X and Y driving lines. Differences 
in magnetic properties of the cores produce considerable variations in 
the cores' readout signals. The deviations about a mean may also be 
defined as noise, and this presents a fourth possible source, 
B. Inductive and Capacitive Coupling 
1, Discussion of noise mechanism. 
If the sensing winding were fabricated with precise symmetry, 
the mutual inductance between the sensing winding and any driving line, 
including the IT windings, would be zero. This is not quite mechanically 
possible, however, and the actual value of this parameter may be un-
predictable within a power of ten. The range of unpredictability may be 
controlled by careful construction. Perfection in construction will not 
eliminate noise due to capacitive coupling between the sensing winding 
and a driving winding, and the usual geometric aberrations will produce 
only second-order effects on this coupling. When a di/dt is applied to 
a driving line, that line is not an equipotential because of its dis-
tributed self-inductance. The unavoidable voltage gradient of the 
driving line is in part transferred to the sensing winding by means of 
the distributed mutual capacity. 
2. Measurements of the noises. 
The noises due to inductive and capacitive coupling were in-
distinguishable, both being roughly proportional to the di/dt of the 
drivers. There was no advantage in separating these effects, for their 
sum was the factor of interest. This was measured by writing all ONES 
into the array and driving the memory lines separately. Since the 
sensing winding links every other core in the opposite sense, the core 
noises should cancel except for core variations. Present are uncancelled 
core noises and coupling noise, A dummy array, identical to the original 
except that the metallic cores are replaced by fiber washers, was pulsed 
in the same manner. Less variation and somewhat smaller amplitudes of 
noises were found in the dummy array. Ag would be expected only coupling 
noises were present. 
C. Delta Noise 
1. Source of delta noise. 
* Guditz, E.A., "Delta in Ceramic Array #1", Engineering Note E-U88 
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In order to deliver excitation to a selected core in a coinci-
dent-current memory plane, the cores along the selected coordinate lines 
must be disturbed. This is unavoidable. When these cores are disturbed, 
they experience internal d9/dt while following minor loops on the B-H 
plane. They are capable of inducing signals in the sensing winding which 
is threaded through every core in the memory plane. If the sensing wind-
ing linked the rows of cores parallel to the driving lines, the noise 
outputs of the non-selected cores would superpose in reinforcement. If, 
however, the sensing winding were passed through every other core in the 
same direction, the alternation from core to core would allow noise buck-
ing. 
There are several reasons for the imperfect cancellations that 
have been observed. Chief among these are the variations in magnetic 
properties of individual cores, and the differences in noise outputs of 
cores storing ZERO and those storing ONE. The latter is much more signi-
ficant and gives rise to "delta noise." If the signal induced in a 
single-turn pickup winding by a core storing a ONE when driven by a half-
amplitude switching current is called HSI", and the corresponding output 
of a core containing a ZERO is called HSO, then 
d = HSI - HSO is the delta noise. 
Several methods have been employed to measure the size and ef-
fects on current margins of delta. A single delta is small, usually 
much smaller than a ONE, and has to be measured indirectly. It was found 
that a given constellation of ONES and ZEROS along a set of selected 
lines will not always yield a given amount of delta noise. As one might 
expect, the noise outputs of these half-selected cores depend upon the 
history of disturbances of each core from the times when the individuals 
were most recently switched. The half-selected output of an undisturbed 
ONE, HSI^,is much smaller than the size of the corresponding ONE readout. 
It is due to a half-amplitude current pulse applied in a direction tend-
ing to switch that ONEj it does not decay to a null until the driving 
current is removed if the driving current is left on only long enough to 
switch a core. This suggests that some form of slow switching is taking 
place, most likely a departure from the saturation hysteresis loop onto 
some minor loop that is not very different from the major loop. Sub-
sequent half-selected readouts after the first are all almost identical 
and turn out to have amplitudes that are much less than HSX,at the 
optimum sensing time. 
H S ^ > HSIg^HSI 
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The HSO, the half-selected output of a core containing ZERO, is 
hardly affected by disturbance at low and medium driving currents and is 
very much smaller than HSI,. 
HS0 1^ HS02 ̂  HSCL,, 
Let HSO be the non**aelected output of a ZERO after any number 
of disturbs. Then, 
S x= HSLĵ  - HS0,i^= HSI2 -HSO, fc« HSIg -HSO etc. 
At lower currents, since HSI » HSO, 
J x « HSL^ S2~.usi2&f3 % <jp 
so that the noise of a single delta is approximately equal to the out-
put of a half-selected core containing a ONE, 
2. Measurement of delta noise. 
Several methods have been employed to measure the size of 
delta, and to estimate its effects upon current margins. A single 
delta is small, usually much smaller than a ONE. In order to get this 
quantity, it was found necessary to measure the cascaded effect of many 
cores and thence to arrive at an average figure. This was achieved by 
writing a pattern into the memory so that all cores whose sensed, out-
put is positive held ONES and the others held ZERO. A single half-
current pulse was applied to the 2-plane winding so that all cores were 
half-selected in the read direction. The resulting sensed output is the 
sum of 128 deltas. The Z-plane winding was pulsed a second time to ob-
tain the sum of 128 second deltas. As expected, the second, third, and 
later deltas did not change in amplitude. 
A second method of measuring delta is with the single-core pulse 
tester. The results of both methods compared favorably. 
D. Core Variations 
Because of manufacturing difficulties, the variation in core 
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switching time and voltage amplitude in different cores is great, and 
it is necessary to test each core carefully and to select only cores 
within an allowable percentage deviation. This variation or spread in 
ONES can be considered as a noise in the calculation of probable cur-
rent margins. The lowest core output is a factor determining the low-
est allowable driving current. The variation in delta is the major 
factor in current margins. Since it will be assumed that the amplitude 
distribution of the HSI output is the same as the distribution of the 
ONES and that delta is approximately equal to HSI, then delta will have 
the same amplitude variations as ONE output. 
The output voltage amplitude variation among the curves of 
Memory Plane 1 is 20^ about a mean value. For the present plane, 
Memory Plane 6, it is 12# about a mean value. (During the year of 
operation of Memory Plane 1, no noticeable change in core variation was 
detected.) 
E. Current Margins 
1. Definition and measurement 
Current margins are to be defined as the mean limits of driving 
current that can be tolerated without interruption of the normal opera-
tion of the memory. It is necessary to know the current margins so that 
a satisfactory method of marginal checking can be incorporated into a 
computer. Current margins are also a convenient means of judging the 
qualities of cores. 
At present the only means of determining the current margins is 
by single or multi core testing or by building a magnetic-core memory 
plane and varying the driving currents until normal operation fails. 
Obtaining current margins by single-core testing is not as inclusive as 
the other method in that certain factors encountered in the operation of 
an array of cores, such as the effects of a first and second delta, are 
not present to affect the current margins. 
2. Determination of lower current margin 
A method of calculating current margins from known core charac-
teristics will be derived. It was noticed through experimentation that 
the lower current margin is determined by the smallest ONE output. This 
output, amplified, has to be equal to or greater than the bias voltage 
used to keep the "and" gate cut off at the sensing amplifier output. If 
the current is reduced too far, the ONE output is not above the gate 
level, and the ONE is lost. Also, in any memory plane using two-to-one 
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selection and always a complete read-write cycle there can be only two 
first deltas. Using these two facts, the smallest ONE output at the 
lowest current margin can be determined. 
The worst operating condition should be considered in determin-
ing the lowest current margin. It is understood that In coincident-
current operation, the sensed output of a selected core consists of the 
summation of all the voltages induced in the sensing winding, i.e., dis-
turbed-one voltage plus all half-selected voltages. The worst pattern 
at the lowest current margin therefore must have the selected core hold-
ing ONE and all other cores in the selected lines alternating ONE and 
ZERO, the polarity of the disturbed ONE being opposite the half-selected 
ONE output. See Figure 1-a, The resulting signal output is the dis-
turbed ONE minus two first deltas. The second-delta signals have a small 
amplitude at the lowest current margin and can be disregarded. The re-
sulting output after amplification must be equal to the gate bias voltage, 
V̂ . = gate bias voltage 
G = sensing amplifier gain at normal operation 
<MJ = (HSI - HSO) average value of first delta at lowest 
current 
i% = smallest disturbed-ONE at the lowest current = l*s 0-c,) 
l̂ s= average value of 1_ at lowest current 
C, = percentage distribution of disturbed-ONE about a 
mean value 
The distribution of delta is not being considered at the lowest 
current margin because the average delta magnitude is small. 
From single-core pulse tests enough points to plot a distribu-
tion curve of ampere-turns against voltage output for the disturbed-
ONE output and first and second delta were obtained. See Figure 2. Near 
the lower current margin region the first delta output is small and the 
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amplitude of the disturbed-ONE has the most effect on the margin. A 
straight-line relationship can be approximated near this region with 
reasonable accuracy. From this assumption the equation for 1_ is, 
1D= K,I t*K t 
and for the first delta is, 
Substituting the above values in the preceding equation and solving 
for I , the lowest current 
3. Calculation of largest operating current. 
Increasing the driving current to a large value moves the mmf 
applied to a given core out to a point near the knee of its B-H loop. 
Increasing the current a small amount after this point has been reached 
will cause a great change in the half-selected output voltage. The core 
starts to switch, and its distrubed-ONE output drops. Increasing the 
current still further will allow the half-selecting pulses to switch the 
core, and the disturbed-ONE output will drop toward zero. The largest 
operating current is reached long before this occurs. The highest cur-
rent margin therefore is determined mainly by the delta outputs. 
As in the case of the lower current margin, the worst operating 
condition must again be assumed, that is, the condition where an opera-
tional error occurs and a ONE is rewritten in place of ZERO. This will 
happen when the summation of the disturbed-ZERO plus all half-selected 
outputs becomes as large as a ONE. For this case the worst pattern con-
sists of the selected core holding ZERO while half of the remaining 
cores in the selected lines hold ONE. The half-selected outputs of 
these cores should be of the same polarity as the disturbed-ZERO output. 
See Figure lb. The equation of the resultant signal output is, 
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i\L • first delta at largest current 
*\\. • second delta at largest current 
0&L= disturbed ZERO at largest current 
N = number of cores in a given line 
The amplitude of the first delta is large now, and its dis-
tribution must be considered. If the assumption is made that its per-
centage distribution is the same as the distribution of disturbed-ONE, 
then the largest first delta, 
°AU
= average first delta at the largest current 
C^ • percentage distribution in cores 
The distribution of the second delta will not be considered be-
cause the magnitude of the second delta is small compared to the first 
delta. 
A linear relationship of delta and current can be approximated 
at the higher current range. 
f, = K S I W +K W • ^ - Ki x^ ̂  K & 
A l inear r e l a t ionsh ip of disturbed-ZERO and current can l i k e -
wise be approximated. 
°t = * I * L +K M 
If the distribution in disturbed-ZERO and disturbed-ONE are assumed the 
same, 
0, >o = ( S x u - t K < 0 Y \ + c o 
The critical output voltage is now, 
V, 
^ 4 = ̂ ^X^t^V^C^+llK^-rKfcVuc^tM-i)^!,.^^) 
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Solving the equation for L,, the largest current, 
For exceptionally good cores, the second delta is very low in amplitude 
and may be disregarded, even at L , that is, K- and Kg may be taken as 
zero is value. 
The percjentage of current margins about a mean value can be 
found by the equation -
U. Obtaining equation constants. 
C-j the core distribution, is determined by the final selection 
of cores. T"he value should be kept as low as possible. From single or 
multi-core tests, a plot of disturbed-ONE, disturbed-ZERO, first delta 
and second delta against ampere-turns for average cores can be obtained. 
Equations for the above factors can be determined from the plotted curves 
and all K constants found. 
E . the bias voltage of the sensing gate tube, is a circuit 
parameter.^G is the sensing amplifier gain at normal operating condi-
tions. Increasing or decreasing the gain will not change the percentage 
of current margins but will affect the maximum and minimum driving currents. 
F. Validity of Derived Equations 
1. Memory Plane #1. 
Figure 2 is a plot of disturbed ONE, .disturbed ZERO, first and 
second delta outputs against driving currents. Linear relationships of 
voltage output and driving current can be approximated from the plotted 
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curves. All constants needed are then obtained from the linear equations. 
As indicated on Figure 2, the disturbed ZERO and the first and 
second delta outputs are finite, even at low driving currents. By using 
simplified equations, it will be shown that this plane cannot hold a 
"worst1' type of pattern at normal operating currents, and therefore it 
will not hold a "worst" pattern at a higher or lower driving current. 
"Worst" type pattern with a disturbed ONE output. 
The output signal is the smallest disturbed ONE less 2 largest 
possible first deltas and less lU largest second deltas. This, amplified, 
must be equal to or greater than the bias voltage V . 
^ = 25 v»n$ 
G - 700O 
C,= i i o 7 o 
* t - 7 K*v N 
0 B - O.fc trw I 
0 ^ - 0 . I WW J 
This indicates that the output signal from the sensing ampli-
fier is below the 25-volt gate needed to rewrite the ONE. 
"Worst" type pattern with disturbed ZERO output. 
The output signal consists of the largest disturbed ZERO plus 
2 largest first deltas plus lk largest second deltas. This signal, 
amplified, should be less than the gate biasing voltage. 
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15< 15.1 
This indicates that the output signal is larger than the 
25-volt gate level and would cause a ONE to be rewritten in place of 
a ZERO. 
These types of errors did indeed occur at normal operating 
currents for plane #1. At higher and lower.currents, the situation 
was worsej current margins were "less than - O^," 
2. Memory Plane #6 
Prom data taken on Memory Test Setup I using plane #6, the 
curves of Figure 3 were plotted. It was found that the magnitude of 
the second delta was too small to be measured accurately and so would 
be assumed zero throughout the useful current range. Also, the magni-
tude of the first delta and disturbed ZERO were small at the lower 
driving currents and could be assumed zero at this margin. Linear 
equations were approximated for the disturbed ONE at the lower current 
limit and the disturbed ZERO and first delta at the upper limit. The 
constants needed were determined from these equations. 
Lower Current Margin. 
X - VWfr -t- 1V<4 - Xx ('-CQ 
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^ y ~ 2.5 Vo\ t$ 
C - \ l 7 6 d i s t r ibu t ion in amplitude of cores 
Upper Current Margin. 
Equation for exceptionally good cores wi l l be used. 
K5 -- .15 
Kfc = - . 0 4 
K^ •= .21 
K «o - - - 0 5 
The current margins a r e : 
-V ^ K J x , 0 *7. = t i l 7, 
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The actual current margins of Memory Test Setup I using plane 
#6 were determined by varying the driving currents until an error oc-
curred. The current margin percentage was approximately * 20%. 
Unfortunately, complete curves like those of Figures 2 and 3 
were never taken for these cores in a single-core test setup. However, 
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